

# 2114

## 1024 X 4 BIT STATIC RAM

RAM

	2114-2	2114-3	2114	2114L2	2114L3	2114L
Max. Access Time (ns)	200	300	450	200	300	450
Max. Power Dissipation (mw)	525	525	525	370	370	370

- High Density 18 Pin Package
- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- Pin-Out Compatible with 3605 and 3625 Bipolar PROMs


The Intel® 2114 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The 2114 is placed in an 18-pin package for the highest possible density.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select ( $\overline{CS}$ ) lead allows easy selection of an individual package when outputs are or-tied.

The 2114 is fabricated with Intel's N-channel Silicon-Gate technology — a technology providing excellent protection against contamination permitting the use of low cost plastic packaging.

### PIN CONFIGURATION




### LOGIC SYMBOL



### PIN NAMES

$A_0$ – $A_9$	ADDRESS INPUTS	$V_{CC}$ POWER (+5V)
WE	WRITE ENABLE	GND GROUND
CS	CHIP SELECT	
$I/O_1$ – $I/O_4$	DATA INPUT/OUTPUT	

### BLOCK DIAGRAM



○ = PIN NUMBERS

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	-10°C to 80°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.0W
D.C. Output Current	5mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise noted.

SYMBOL	PARAMETER	2114-2, 2114-3, 2114		2114L2, 2114L3, 2114L			UNIT	CONDITIONS
		Min.	Typ.[1]	Max.	Min.	Typ.[1]		
$I_{LI}$	Input Load Current (All Input Pins)			10			$\mu\text{A}$	$V_{IN} = 0$ to $5.25\text{V}$
$ I_{LO} $	I/O Leakage Current			10			$\mu\text{A}$	$\overline{CS} = 2.4\text{V}$ , $V_{I/O} = 0.4\text{V}$ to $V_{CC}$
$I_{CC1}$	Power Supply Current		80	95		65	mA	$V_{IN} = 5.25\text{V}$ , $I_{I/O} = 0$ mA, $T_A = 25^\circ\text{C}$
$I_{CC2}$	Power Supply Current			100		70	mA	$V_{IN} = 5.25\text{V}$ , $I_{I/O} = 0$ mA, $T_A = 0^\circ\text{C}$
$V_{IL}$	Input Low Voltage	-0.5		0.8	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0		6.0	2.0	6.0	V	
$I_{OL}$	Output Low Current	2.1	6.0		2.1	6.0	mA	$V_{OL} = 0.4\text{V}$
$I_{OH}$	Output High Current	-1.0	-1.4		-1.0	-1.4	mA	$V_{OH} = 2.4\text{V}$
$I_{OS}[2]$	Output Short Circuit Current			40		40	mA	

NOTE: 1. Typical values are for  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{V}$ .  
2. Duration not to exceed 30 seconds.

**CAPACITANCE**

$T_A = 25^\circ\text{C}$ ,  $f = 1.0$  MHz

SYMBOL	TEST	MAX	UNIT	CONDITIONS
$C_{I/O}$	Input/Output Capacitance	5	pF	$V_{I/O} = 0\text{V}$
$C_{IN}$	Input Capacitance	5	pF	$V_{IN} = 0\text{V}$

NOTE: This parameter is periodically sampled and not 100% tested.

**A.C. CONDITIONS OF TEST**

Input Pulse Levels	0.8 Volt to 2.4 Volt
Input Rise and Fall Times	10 nsec
Input and Output Timing Levels	1.5 Volts
Output Load	1 TTL Gate and $C_L = 100$ pF

**A.C. CHARACTERISTICS**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted.

**READ CYCLE [1]**

SYMBOL	PARAMETER	2114-2, 2114L2		2114-3, 2114L3		2114, 2114L		UNIT
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	200		300		450		ns
$t_A$	Access Time		200		300		450	ns
$t_{CO}$	Chip Selection to Output Valid		70		100		120	ns
$t_{CX}$	Chip Selection to Output Active	20		20		20		ns
$t_{OTD}$	Output 3-state from Deselection		60		80		100	ns
$t_{OHA}$	Output Hold from Address Change	50		50		50		ns

**WRITE CYCLE [2]**


SYMBOL	PARAMETER	2114-2, 2114L2		2114-3, 2114L3		2114, 2114L		UNIT
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{WC}$	Write Cycle Time	200		300		450		ns
$t_W$	Write Time	120		150		200		ns
$t_{WR}$	Write Release Time	0		0		0		ns
$t_{OTW}$	Output 3-state from Write		60		80		100	ns
$t_{DW}$	Data to Write Time Overlap	120		150		200		ns
$t_{DH}$	Data Hold From Write Time	0		0		0		ns

NOTES:

1. A Read occurs during the overlap of a low  $\overline{CS}$  and a high  $\overline{WE}$ .
2. A Write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .

**WAVEFORMS**


**READ CYCLE ③**









NOTES:

- ③  $\overline{WE}$  is high for a Read Cycle.
- ④ If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition, the output buffers remain in a high impedance state.
- ⑤  $\overline{WE}$  must be high during all address transitions.

**WRITE CYCLE**



TYPICAL D.C. AND A.C. CHARACTERISTICS



RAM